Replies: 3 comments 2 replies
-
I found that I need to link ram.bin -> ../ready-to-run/coremark-2-iteration.bin |
Beta Was this translation helpful? Give feedback.
-
But the vcs build is missing link to dpi function: Error-[DPI-DIFNF] DPI import function not found
Time: 1403 ns |
Beta Was this translation helpful? Give feedback.
-
should the function be call tl_log_write_helper instead of log_write_helper? seem like the verilog code is wrong? Can someone comfirm? |
Beta Was this translation helpful? Give feedback.
-
I am trying to run VCS simulation, and I run into this missing ram.bin file, do you know what is the correct command to run VCS simulation? and where do I find the ram.bin file?
Here is my simulation run
Chronologic VCS simulator copyright 1991-2019
Contains Synopsys proprietary information.
Compiler version P-2019.06-SP2-1_Full64; Runtime version P-2019.06-SP2-1_Full64; Mar 28 01:52 2022
simv compiled at Mar 28 2022, 01:36:12
--diff is not given, try to use $(NEMU_HOME)/build/riscv64-nemu-interpreter-so by default
NemuProxy using XiangShan/NEMU/build/riscv64-nemu-interpreter-so
[src/device/io/mmio.c,18,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100000ff]
The image is ram.bin
Using simulated 8192MB RAM
Can not open 'ram.bin'
simv: XiangShan/difftest/src/test/csrc/common/ram.cpp:161: void init_ram(const char*): Assertion `0' failed.
An unexpected termination has occurred in XiangShan/difftest/simv due to a signal: Aborted
Hostname scc920227
Command line: XiangShan/XiangShan/difftest/simv
Thanks,
KN
Beta Was this translation helpful? Give feedback.
All reactions