-
Notifications
You must be signed in to change notification settings - Fork 0
/
app_vect.c
360 lines (312 loc) · 17.7 KB
/
app_vect.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
/*
*********************************************************************************************************
* EXAMPLE CODE
*
* (c) Copyright 2003-2007; Micrium, Inc.; Weston, FL
*
* All rights reserved. Protected by international copyright laws.
* Knowledge of the source code may NOT be used to develop a similar product.
* Please help us continue to provide the Embedded community with the finest
* software available. Your honesty is greatly appreciated.
*********************************************************************************************************
*/
/*
*********************************************************************************************************
*
* EXCEPTION VECTORS
*
* ST Microelectronics STM32
* on the
*
* Micrium uC-Eval-STM32F107
* Evaluation Board
*
* Filename : app_vect_v5.c
* Version : V1.10
* Programmer(s) : BAN
*********************************************************************************************************
*/
#include <includes.h>
/*
*********************************************************************************************************
* LOCAL DEFINES
*********************************************************************************************************
*/
/*
*********************************************************************************************************
* LOCAL DATA TYPES
*********************************************************************************************************
*/
typedef union {
CPU_FNCT_VOID Fnct;
void *Ptr;
} APP_INTVECT_ELEM;
/*
*********************************************************************************************************
* LOCAL TABLES
*********************************************************************************************************
*/
/*
*********************************************************************************************************
* LOCAL GLOBAL VARIABLES
*********************************************************************************************************
*/
/*
*********************************************************************************************************
* LOCAL FUNCTION PROTOTYPES
*********************************************************************************************************
*/
#pragma language=extended
#pragma segment="CSTACK"
static void App_NMI_ISR (void);
static void App_Fault_ISR (void);
static void App_BusFault_ISR (void);
static void App_UsageFault_ISR (void);
static void App_MemFault_ISR (void);
static void App_Spurious_ISR (void);
static void App_Reserved_ISR (void);
extern void __iar_program_start(void);
/*
*********************************************************************************************************
* LOCAL CONFIGURATION ERRORS
*********************************************************************************************************
*/
/*
*********************************************************************************************************
* EXCEPTION / INTERRUPT VECTOR TABLE
*
* Note(s) : (1) The Cortex-M3 may have up to 256 external interrupts, which are the final entries in the
* vector table. The STM32 has 48 external interrupt vectors.
*********************************************************************************************************
*/
__root const APP_INTVECT_ELEM __vector_table[] @ ".intvec" = {
{ .Ptr = (void *)__sfe( "CSTACK" )}, /* 0, SP start value. */
__iar_program_start, /* 1, PC start value. */
App_NMI_ISR, /* 2, NMI. */
App_Fault_ISR, /* 3, Hard Fault. */
App_MemFault_ISR, /* 4, Memory Management. */
App_BusFault_ISR, /* 5, Bus Fault. */
App_UsageFault_ISR, /* 6, Usage Fault. */
App_Spurious_ISR, /* 7, Reserved. */
App_Spurious_ISR, /* 8, Reserved. */
App_Spurious_ISR, /* 9, Reserved. */
App_Spurious_ISR, /* 10, Reserved. */
App_Spurious_ISR, /* 11, SVCall. */
App_Spurious_ISR, /* 12, Debug Monitor. */
App_Spurious_ISR, /* 13, Reserved. */
OS_CPU_PendSVHandler, /* 14, PendSV Handler. */
OS_CPU_SysTickHandler, /* 15, uC/OS-II Tick ISR Handler. */
BSP_IntHandlerWWDG, /* 16, INTISR[ 0] Window Watchdog. */
BSP_IntHandlerPVD, /* 17, INTISR[ 1] PVD through EXTI Line Detection. */
BSP_IntHandlerTAMPER, /* 18, INTISR[ 2] Tamper Interrupt. */
BSP_IntHandlerRTC, /* 19, INTISR[ 3] RTC Global Interrupt. */
BSP_IntHandlerFLASH, /* 20, INTISR[ 4] FLASH Global Interrupt. */
BSP_IntHandlerRCC, /* 21, INTISR[ 5] RCC Global Interrupt. */
BSP_IntHandlerEXTI0, /* 22, INTISR[ 6] EXTI Line0 Interrupt. */
BSP_IntHandlerEXTI1, /* 23, INTISR[ 7] EXTI Line1 Interrupt. */
BSP_IntHandlerEXTI2, /* 24, INTISR[ 8] EXTI Line2 Interrupt. */
BSP_IntHandlerEXTI3, /* 25, INTISR[ 9] EXTI Line3 Interrupt. */
BSP_IntHandlerEXTI4, /* 26, INTISR[ 10] EXTI Line4 Interrupt. */
BSP_IntHandlerDMA1_CH1, /* 27, INTISR[ 11] DMA Channel1 Global Interrupt. */
BSP_IntHandlerDMA1_CH2, /* 28, INTISR[ 12] DMA Channel2 Global Interrupt. */
BSP_IntHandlerDMA1_CH3, /* 29, INTISR[ 13] DMA Channel3 Global Interrupt. */
BSP_IntHandlerDMA1_CH4, /* 30, INTISR[ 14] DMA Channel4 Global Interrupt. */
BSP_IntHandlerDMA1_CH5, /* 31, INTISR[ 15] DMA Channel5 Global Interrupt. */
BSP_IntHandlerDMA1_CH6, /* 32, INTISR[ 16] DMA Channel6 Global Interrupt. */
BSP_IntHandlerDMA1_CH7, /* 33, INTISR[ 17] DMA Channel7 Global Interrupt. */
BSP_IntHandlerADC1_2, /* 34, INTISR[ 18] ADC1 & ADC2 Global Interrupt. */
BSP_IntHandlerCAN1_TX, /* 35, INTISR[ 19] USB High Prio / CAN TX Interrupts. */
BSP_IntHandlerCAN1_RX0, /* 36, INTISR[ 20] USB Low Prio / CAN RX0 Interrupts. */
BSP_IntHandlerCAN1_RX1, /* 37, INTISR[ 21] CAN RX1 Interrupt. */
BSP_IntHandlerCAN1_SCE, /* 38, INTISR[ 22] CAN SCE Interrupt. */
BSP_IntHandlerEXTI9_5, /* 39, INTISR[ 23] EXTI Line[9:5] Interrupt. */
BSP_IntHandlerTIM1_BRK, /* 40, INTISR[ 24] TIM1 Break Interrupt. */
BSP_IntHandlerTIM1_UP, /* 41, INTISR[ 25] TIM1 Update Interrupt. */
BSP_IntHandlerTIM1_TRG_COM, /* 42, INTISR[ 26] TIM1 Trig & Commutation Interrupts. */
BSP_IntHandlerTIM1_CC, /* 43, INTISR[ 27] TIM1 Capture Compare Interrupt. */
BSP_IntHandlerTIM2, /* 44, INTISR[ 28] TIM2 Global Interrupt. */
BSP_IntHandlerTIM3, /* 45, INTISR[ 29] TIM3 Global Interrupt. */
BSP_IntHandlerTIM4, /* 46, INTISR[ 30] TIM4 Global Interrupt. */
BSP_IntHandlerI2C1_EV, /* 47, INTISR[ 31] I2C1 Event Interrupt. */
BSP_IntHandlerI2C1_ER, /* 48, INTISR[ 32] I2C1 Error Interrupt. */
BSP_IntHandlerI2C2_EV, /* 49, INTISR[ 33] I2C2 Event Interrupt. */
BSP_IntHandlerI2C2_ER, /* 50, INTISR[ 34] I2C2 Error Interrupt. */
BSP_IntHandlerSPI1, /* 51, INTISR[ 35] SPI1 Global Interrupt. */
BSP_IntHandlerSPI2, /* 52, INTISR[ 36] SPI2 Global Interrupt. */
BSP_IntHandlerUSART1, /* 53, INTISR[ 37] USART1 Global Interrupt. */
BSP_IntHandlerUSART2, /* 54, INTISR[ 38] USART2 Global Interrupt. */
BSP_IntHandlerUSART3, /* 55, INTISR[ 39] USART3 Global Interrupt. */
BSP_IntHandlerEXTI15_10, /* 56, INTISR[ 40] EXTI Line [15:10] Interrupts. */
BSP_IntHandlerRTCAlarm, /* 57, INTISR[ 41] RTC Alarm EXT Line Interrupt. */
BSP_IntHandlerUSBWakeUp, /* 58, INTISR[ 42] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 59, INTISR[ 43] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 60, INTISR[ 44] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 61, INTISR[ 45] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 62, INTISR[ 46] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 63, INTISR[ 47] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 64, INTISR[ 48] USB Wakeup from Suspend EXTI Int. */
App_Reserved_ISR, /* 65, INTISR[ 49] USB Wakeup from Suspend EXTI Int. */
BSP_IntHandlerTIM5, /* 66, INTISR[ 50] TIM5 global Interrupt. */
BSP_IntHandlerSPI3, /* 67, INTISR[ 51] SPI3 global Interrupt. */
BSP_IntHandlerUSART4, /* 68, INTISR[ 52] UART4 global Interrupt. */
BSP_IntHandlerUSART5, /* 69, INTISR[ 53] UART5 global Interrupt. */
BSP_IntHandlerTIM6, /* 70, INTISR[ 54] TIM6 global Interrupt. */
BSP_IntHandlerTIM7, /* 71, INTISR[ 55] TIM7 global Interrupt. */
BSP_IntHandlerDMA2_CH1, /* 72, INTISR[ 56] DMA2 Channel 1 global Interrupt. */
BSP_IntHandlerDMA2_CH2, /* 73, INTISR[ 57] DMA2 Channel 2 global Interrupt. */
BSP_IntHandlerDMA2_CH3, /* 74, INTISR[ 58] DMA2 Channel 3 global Interrupt. */
BSP_IntHandlerDMA2_CH4, /* 75, INTISR[ 59] DMA2 Channel 4 global Interrupt. */
BSP_IntHandlerDMA2_CH5, /* 76, INTISR[ 60] DMA2 Channel 5 global Interrupt. */
BSP_IntHandlerETH, /* 77, INTISR[ 61] ETH global Interrupt. */
BSP_IntHandlerETHWakeup, /* 78, INTISR[ 62] ETH WakeUp from EXTI line Int. */
BSP_IntHandlerCAN2_TX, /* 79, INTISR[ 63] CAN2 TX Interrupts. */
BSP_IntHandlerCAN2_RX0, /* 80, INTISR[ 64] CAN2 RX0 Interrupts. */
BSP_IntHandlerCAN2_RX1, /* 81, INTISR[ 65] CAN2 RX1 Interrupt. */
BSP_IntHandlerCAN2_SCE, /* 82, INTISR[ 66] CAN2 SCE Interrupt. */
BSP_IntHandlerOTG, /* 83, INTISR[ 67] OTG global Interrupt. */
};
/*
*********************************************************************************************************
* App_NMI_ISR()
*
* Description : Handle Non-Maskable Interrupt (NMI).
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : (1) Since the NMI is not being used, this serves merely as a catch for a spurious
* exception.
*********************************************************************************************************
*/
static void App_NMI_ISR (void)
{
while (DEF_TRUE) {
;
}
}
/*
*********************************************************************************************************
* App_Fault_ISR()
*
* Description : Handle hard fault.
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : none.
*********************************************************************************************************
*/
static void App_Fault_ISR (void)
{
while (DEF_TRUE) {
;
}
}
/*
*********************************************************************************************************
* App_BusFault_ISR()
*
* Description : Handle bus fault.
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : none.
*********************************************************************************************************
*/
static void App_BusFault_ISR (void)
{
while (DEF_TRUE) {
;
}
}
/*
*********************************************************************************************************
* App_UsageFault_ISR()
*
* Description : Handle usage fault.
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : none.
*********************************************************************************************************
*/
static void App_UsageFault_ISR (void)
{
while (DEF_TRUE) {
;
}
}
/*
*********************************************************************************************************
* App_MemFault_ISR()
*
* Description : Handle memory fault.
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : none.
*********************************************************************************************************
*/
static void App_MemFault_ISR (void)
{
while (DEF_TRUE) {
;
}
}
/*
*********************************************************************************************************
* App_Spurious_ISR()
*
* Description : Handle spurious interrupt.
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : none.
*********************************************************************************************************
*/
static void App_Spurious_ISR (void)
{
while (DEF_TRUE) {
;
}
}
/*
*********************************************************************************************************
* App_Reserved_ISR()
*
* Description : Reserved interrupt vector place holder.
*
* Argument(s) : none.
*
* Return(s) : none.
*
* Caller(s) : This is an ISR.
*
* Note(s) : none.
*********************************************************************************************************
*/
static void App_Reserved_ISR (void)
{
}