Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

hyperram example: change clock frequency #2

Open
joaquinbvw opened this issue Apr 23, 2020 · 0 comments
Open

hyperram example: change clock frequency #2

joaquinbvw opened this issue Apr 23, 2020 · 0 comments

Comments

@joaquinbvw
Copy link

Hi, I would like to know if I can change the clock frequency of the Hyperram controller inside the example, and if is possible what should I change on the code? I know the example uses 80 MHz (don't know exactly why) and it uses another clock with a 90° phase shift to get the DDR speed. I saw something else about the initial reset latency, there seems to be a register to set this inside hyper_xface_mux.v. I don't know if I'm missing anything else or if it is possible to change the clock frequency, it is difficult to get the information inside the code and there is no simulation to see the timing requirements of the signals more clearly.

I have used the controller for a modification of the example where I write the RAM memory with a microcontroller through an SPI interface and read it back on the next SPI transaction. So far is working good, but at the end I would like to do a more intensive RAM access, reading 16 bit data at 8 MHz rate or maybe a little bit more.

I would like to thank you for providing the examples and the hyperram controller, it's been very useful for me and the explanation was very straightforward. I hope you could help me with this question.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant