some error about the template architecture files #1522
Unanswered
Chris202305
asked this question in
Q&A
Replies: 1 comment
-
What I actually mean is, why is it that when I set the width and height of a module to 1x2, some fan_in ports on the top and bottom sides do not connect to the SB module, resulting in certain ports being in an input-less state? If I adjust the width and height of these modules to 1x1, there are no such issues. How can I handle this to ensure proper connections of inputs and outputs in the rectangular grid? |
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
I have two questions to ask you. The first question is when I use the template architecture files k4_frac_N4_tileable_adder_chain_mem1k_40nm.xml and k4_frac_N4_adder_chain_mem1k_40nm_frame_openfpga.xml to introduce memory for an FPGA, I find an error in the openfpga.log stating that the memory input has no fan_in. Upon checking the netlist, I indeed see that the input of grid_memory is not connected to anything. What could be the reason for this?
The second question is, I want the configuration chain to use the design from sram.v, and at the same time, I want the FPGA structure to include both memory and DSP. Are there any well-designed templates available as a reference?
Beta Was this translation helpful? Give feedback.
All reactions