-
Notifications
You must be signed in to change notification settings - Fork 3
/
CREDITS.TXT
551 lines (439 loc) · 12.4 KB
/
CREDITS.TXT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
This file is a partial list of people who have contributed to the LLVM
project. If you have contributed a patch or made some other contribution to
LLVM, please submit a patch to this file to add yourself, and it will be
done!
The list is sorted by surname and formatted to allow easy grepping and
beautification by scripts. The fields are: name (N), email (E), web-address
(W), PGP key ID and fingerprint (P), description (D), snail-mail address
(S), and (I) IRC handle.
N: Vikram Adve
W: http://www.cs.uiuc.edu/~vadve/
D: The Sparc64 backend, provider of much wisdom, and motivator for LLVM
N: Owen Anderson
D: LCSSA pass and related LoopUnswitch work
D: GVNPRE pass, DataLayout refactoring, random improvements
N: Henrik Bach
D: MingW Win32 API portability layer
N: Aaron Ballman
D: Clang frontend, frontend attributes, Windows support, general bug fixing
I: AaronBallman
N: Nate Begeman
D: PowerPC backend developer
D: Target-independent code generator and analysis improvements
N: Daniel Berlin
D: ET-Forest implementation.
D: Sparse bitmap
N: Geoff Berry
D: AArch64 backend improvements
D: Added EarlyCSE MemorySSA support
D: CodeGen improvements
N: David Blaikie
D: General bug fixing/fit & finish, mostly in Clang
N: Neil Booth
D: APFloat implementation.
N: Alex Bradbury
D: RISC-V backend
N: Misha Brukman
W: http://misha.brukman.net
D: Portions of X86 and Sparc JIT compilers, PowerPC backend
D: Incremental bitcode loader
N: Cameron Buschardt
D: The `mem2reg' pass - promotes values stored in memory to registers
N: Brendon Cahoon
D: Loop unrolling with run-time trip counts.
N: Chandler Carruth
D: Hashing algorithms and interfaces
D: Inline cost analysis
D: Machine block placement pass
D: SROA
N: Casey Carter
D: Fixes to the Reassociation pass, various improvement patches
N: Evan Cheng
D: ARM and X86 backends
D: Instruction scheduler improvements
D: Register allocator improvements
D: Loop optimizer improvements
D: Target-independent code generator improvements
N: Dan Villiom Podlaski Christiansen
W: http://villiom.dk
D: LLVM Makefile improvements
D: Clang diagnostic & driver tweaks
S: Aarhus, Denmark
N: Jeff Cohen
W: http://jolt-lang.org
D: Native Win32 API portability layer
N: John T. Criswell
D: Original Autoconf support, documentation improvements, bug fixes
N: Anshuman Dasgupta
D: Deterministic finite automaton based infrastructure for VLIW packetization
N: Stefanus Du Toit
D: Bug fixes and minor improvements
N: Rafael Avila de Espindola
D: MC and LLD work
N: Dave Estes
D: AArch64 machine description for Cortex-A53
N: Alkis Evlogimenos
D: Linear scan register allocator, many codegen improvements, Java frontend
N: Hal Finkel
D: Basic-block autovectorization, PowerPC backend improvements
N: Eric Fiselier
D: LIT patches and documentation
N: Ryan Flynn
D: Miscellaneous bug fixes
N: Brian Gaeke
W: http://www.students.uiuc.edu/~gaeke/
D: Portions of X86 static and JIT compilers; initial SparcV8 backend
D: Dynamic trace optimizer
D: FreeBSD/X86 compatibility fixes, the llvm-nm tool
N: Nicolas Geoffray
W: http://www-src.lip6.fr/homepages/Nicolas.Geoffray/
D: PPC backend fixes for Linux
N: Louis Gerbarg
D: Portions of the PowerPC backend
N: Saem Ghani
D: Callgraph class cleanups
N: Mikhail Glushenkov
D: Author of llvmc2
N: Dan Gohman
D: Miscellaneous bug fixes
D: WebAssembly Backend
N: Renato Golin
D: ARM/AArch64 back-end improvements
D: Loop Vectorizer improvements
D: Regression and Test Suite improvements
D: Linux compatibility (GNU, musl, etc)
D: Initial Linux kernel / Android support effort
I: rengolin
N: David Goodwin
D: Thumb-2 code generator
N: David Greene
D: Miscellaneous bug fixes
D: Register allocation refactoring
N: Gabor Greif
D: Improvements for space efficiency
N: James Grosbach
I: grosbach
D: SjLj exception handling support
D: General fixes and improvements for the ARM back-end
D: MCJIT
D: ARM integrated assembler and assembly parser
D: Led effort for the backend formerly known as ARM64
N: Lang Hames
D: PBQP-based register allocator
N: Gordon Henriksen
D: Pluggable GC support
D: C interface
D: Ocaml bindings
N: Raul Fernandes Herbster
D: JIT support for ARM
N: Paolo Invernizzi
D: Visual C++ compatibility fixes
N: Patrick Jenkins
D: Nightly Tester
N: Tony(Yanjun) Jiang
D: PowerPC Backend Developer
D: Improvements to the PPC backend and miscellaneous bug fixes
N: Dale Johannesen
D: ARM constant islands improvements
D: Tail merging improvements
D: Rewrite X87 back end
D: Use APFloat for floating point constants widely throughout compiler
D: Implement X87 long double
N: Brad Jones
D: Support for packed types
N: Rod Kay
D: Author of LLVM Ada bindings
N: Erich Keane
D: A variety of Clang contributions including function multiversioning, regcall/vectorcall.
I: ErichKeane
N: Eric Kidd
W: http://randomhacks.net/
D: llvm-config script
N: Anton Korobeynikov
E: anton at korobeynikov dot info
D: Mingw32 fixes, cross-compiling support, stdcall/fastcall calling conv.
D: x86/linux PIC codegen, aliases, regparm/visibility attributes
D: Switch lowering refactoring
N: Sumant Kowshik
D: Author of the original C backend
N: Benjamin Kramer
D: Miscellaneous bug fixes
N: Sundeep Kushwaha
D: Implemented DFA-based target independent VLIW packetizer
N: Christopher Lamb
D: aligned load/store support, parts of noalias and restrict support
D: vreg subreg infrastructure, X86 codegen improvements based on subregs
D: address spaces
N: Jim Laskey
D: Improvements to the PPC backend, instruction scheduling
D: Debug and Dwarf implementation
D: Auto upgrade mangler
D: llvm-gcc4 svn wrangler
N: Chris Lattner
W: http://nondot.org/~sabre/
D: Primary architect of LLVM
N: Tanya Lattner (Tanya Brethour)
W: http://nondot.org/~tonic/
D: The initial llvm-ar tool, converted regression testsuite to dejagnu
D: Modulo scheduling in the SparcV9 backend
D: Release manager (1.7+)
N: Sylvestre Ledru
W: http://sylvestre.ledru.info/
W: https://apt.llvm.org/
D: Debian and Ubuntu packaging
D: Continuous integration with jenkins
N: Andrew Lenharth
W: http://www.lenharth.org/~andrewl/
D: Alpha backend
D: Sampling based profiling
N: Nick Lewycky
D: PredicateSimplifier pass
N: Tony Linthicum, et. al.
D: Backend for Qualcomm's Hexagon VLIW processor.
N: Bruno Cardoso Lopes
I: bruno
W: http://brunocardoso.cc
D: Mips backend
D: Random ARM integrated assembler and assembly parser improvements
D: General X86 AVX1 support
N: Duraid Madina
W: http://kinoko.c.u-tokyo.ac.jp/~duraid/
D: IA64 backend, BigBlock register allocator
N: John McCall
D: Clang semantic analysis and IR generation
N: Michael McCracken
D: Line number support for llvmgcc
N: Fanbo Meng
D: z/OS support
N: Vladimir Merzliakov
D: Test suite fixes for FreeBSD
N: Scott Michel
D: Added STI Cell SPU backend.
N: Kai Nacke
D: Support for implicit TLS model used with MS VC runtime
D: Dumping of Win64 EH structures
N: Takumi Nakamura
I: chapuni
D: Maintaining the Git monorepo
W: https://github.com/llvm-project/
S: Ebina, Japan
N: Edward O'Callaghan
W: http://www.auroraux.org
D: Add Clang support with various other improvements to utils/NewNightlyTest.pl
D: Fix and maintain Solaris & AuroraUX support for llvm, various build warnings
D: and error clean ups.
N: Morten Ofstad
D: Visual C++ compatibility fixes
N: Jakob Stoklund Olesen
D: Machine code verifier
D: Blackfin backend
D: Fast register allocator
D: Greedy register allocator
N: Richard Osborne
D: XCore backend
N: Piotr Padlewski
D: !invariant.group metadata and other intrinsics for devirtualization in clang
N: Devang Patel
D: LTO tool, PassManager rewrite, Loop Pass Manager, Loop Rotate
D: GCC PCH Integration (llvm-gcc), llvm-gcc improvements
D: Optimizer improvements, Loop Index Split
N: Ana Pazos
D: Fixes and improvements to the AArch64 backend
N: Wesley Peck
W: http://wesleypeck.com/
D: MicroBlaze backend
N: Francois Pichet
D: MSVC support
N: Adrian Prantl
D: Debug Information
N: Vladimir Prus
W: http://vladimir_prus.blogspot.com
D: Made inst_iterator behave like a proper iterator, LowerConstantExprs pass
N: QIU Chaofan
D: PowerPC Backend Developer
N: Kalle Raiskila
D: Some bugfixes to CellSPU
N: Xerxes Ranby
D: Cmake dependency chain and various bug fixes
N: Alex Rosenberg
I: arosenberg
D: ARM calling conventions rewrite, hard float support
N: Chad Rosier
I: mcrosier
D: AArch64 fast instruction selection pass
D: Fixes and improvements to the ARM fast-isel pass
D: Fixes and improvements to the AArch64 backend
N: Nadav Rotem
D: X86 code generation improvements, Loop Vectorizer, SLP Vectorizer
N: Roman Samoilov
D: MSIL backend
N: Duncan Sands
I: baldrick
D: Ada support in llvm-gcc
D: Dragonegg plugin
D: Exception handling improvements
D: Type legalizer rewrite
N: Ruchira Sasanka
D: Graph coloring register allocator for the Sparc64 backend
N: Arnold Schwaighofer
D: Tail call optimization for the x86 backend
N: Shantonu Sen
D: Miscellaneous bug fixes
N: Anand Shukla
D: The `paths' pass
N: Michael J. Spencer
D: Shepherding Windows COFF support into MC.
D: Lots of Windows stuff.
N: Reid Spencer
W: http://reidspencer.com/
D: Lots of stuff, see: http://wiki.llvm.org/index.php/User:Reid
N: Abhina Sreeskantharajan
D: z/OS support
N: Alp Toker
W: http://atoker.com/
D: C++ frontend next generation standards implementation
N: Craig Topper
D: X86 codegen and disassembler improvements. AVX2 support.
N: Edwin Torok
D: Miscellaneous bug fixes
N: Adam Treat
D: C++ bugs filed, and C++ front-end bug fixes.
N: Andrew Trick
D: Instruction Scheduling, ...
N: Lauro Ramos Venancio
D: ARM backend improvements
D: Thread Local Storage implementation
N: Bill Wendling
I: wendling
D: Release manager, IR Linker, LTO.
D: Bunches of stuff.
N: Bob Wilson
D: Advanced SIMD (NEON) support in the ARM backend.
N: QingShan Zhang
N: steven.zhang
N: Li Jia He
D: PowerPC Backend Developer
N: Zi Xuan Wu
N: Zeson
N: Kang Zhang
D: PowerPC Backend Developer
N: Zheng Chen
D: PowerPC Backend Developer
N: Djordje Todorovic
D: Debug Information
N: Biplob Mishra
D: PowerPC Analysis