Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Should sv=True be default for mlir-verilog? #1339

Open
leonardt opened this issue Nov 17, 2023 · 1 comment
Open

Should sv=True be default for mlir-verilog? #1339

leonardt opened this issue Nov 17, 2023 · 1 comment

Comments

@leonardt
Copy link
Collaborator

Seems like it since we use the SV mlir dialect for many core things (which in turn generates SV specific verilog).

@leonardt
Copy link
Collaborator Author

Note, using .sv improves compatibility with certain tools (e.g. ncsim) which will defaults to verilog semantics for .v files (which seems reasonable)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant