forked from Xilinx/embeddedsw
-
Notifications
You must be signed in to change notification settings - Fork 0
/
README.txt
121 lines (110 loc) · 2.95 KB
/
README.txt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
embeddedsw.git - repo for standalone software
The standalone software is divided into following directories:
- lib
contains bsp, software apps and software services
- license.txt
contains information about the various licenses and copyrights
- doc/ChangeLog
Contains change log information for releases
- XilinxProcessorIPLib/drivers
contains all drivers
- ThirdParty
software from third party like light weight IP stack
- mcap/linux
software for using MCAP interface on Ultra Scale boards to
program 2nd level bitstream
Every driver, sw_apps and sw_services has one or more of these sub-directories:
1. data - contains tcl, mdd, testapp tcl or header files used in Vitis
2. doc - documentation of source code in form of pdf or html
3. examples - illustrating different use cases of driver
4. src - driver interface code implementing functionality of IP
<repo>
|-LICENSES
|
|-ThirdParty
| |- bsp
| |- freertos10_xilinx
| |- data
|- examples
| |- src
| |- License
| |- Source
| |- sw_services
| |- libmetal
| |- lwip141
| |- lwip202
| |- openamp
|
|-XilinxProcessorIPLib
| |- drivers
| |- avbuf
| |- ...
| |- ...
| |- zdma
|
|-doc
|-lib
| |- bsp
| |- standalone
| |- data
| |- doc
| |- src
| |- arm
| |- common
| |- ARMv8
| |- cortexa9
| |- cortexr5
| |- common
| |- microblaze
| |- profile
| |- sw_apps
| |- ddr_self_refresh
| |- ....
| |- ....
| |- ....
| |- ....
| |- zynqmp_fsbl [described below]
| |- zynqmp_pmufw [described below]
| |- versal_plm [described below]
| |- versal_psmfw [described below]
| |- sw_services
| |- xilffs
| |- xilflash
| |- xilfpga
| |- xilisf
| |- xilmfs
| |- xilpm
| |- xilrsa
| |- xilsecure
| |- xilskey
|
| Note - All these are libraries and utilize drivers
|
|-mcap
| |-linux
Building FSBL from git:
==============================
FSBL(zynq_fsbl/zynqmp_fsbl) has 3 directories.
1. data - It contains files for Vitis
2. src - It contains the FSBL source files
3. misc - It contains miscellaneous files required to
compile FSBL.
For zynq (zynq_fsbl), builds for zc702, zc706, zed are supported.
It also contains the ps7_init_gpl.[c/h] with gpl
header in respective board directories.
For zynqmp (zynqmp_fsbl), builds for zcu102,zcu102-es2 board are
supported.
How to compile FSBL:
Zynq:
Please refer to the steps in Readme.txt which is at lib/sw_apps/zynq_fsbl/misc/ directory
ZynqMP
Please refer to the steps in Readme.txt which is at lib/sw_apps/zynqmp_fsbl/misc/ directory
Building PMUFW from git:
==============================
Please refer to the steps in Readme.txt which is at lib/sw_apps/zynqmp_pmufw/misc/ directory
Building Versal PLM from git:
==============================
Please refer to the steps in Readme.txt which is at lib/sw_apps/versal_plm/misc/ directory
Building Versal PSMFW from git:
==============================
Please refer to the steps in Readme.txt which is at lib/sw_apps/versal_psmfw/misc/ directory