Skip to content

Commit

Permalink
NDK: [MAINTENANCE] Update NDK submodules
Browse files Browse the repository at this point in the history
  • Loading branch information
@jakubcabal
jakubcabal committed Aug 23, 2023
1 parent e224a3b commit 6ad42c8
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 3 deletions.
2 changes: 1 addition & 1 deletion ndk/cards/agi-fh400g
Submodule agi-fh400g updated 14 files
+4 −0 config/card_conf.tcl
+1 −0 constr/general.qsf
+35 −0 constr/multirate.qsf
+30 −1 constr/timing.sdc
+22 −4 src/Modules.tcl
+6 −0 src/Quartus.inc.tcl
+1 −0 src/card.mk
+7,852 −0 src/ip/dr_ctrl.ip
+3,040 −373 src/ip/ftile_eth_8x25g.ip
+42,378 −0 src/ip/ftile_multirate_eth_1x25g_1x10g.ip
+181,653 −0 src/ip/ftile_multrate_eth_F_NOF_1x100g.ip
+83 −13 src/ip/ftile_pll_4x100g.ip
+81 −11 src/ip/ftile_pll_8x25g.ip
+374 −265 src/ip/rtile_pcie_2x8.ip
2 changes: 1 addition & 1 deletion ndk/core
Submodule core updated 13 files
+10 −0 intel/config/core_conf.tcl
+1 −0 intel/config/core_const.tcl
+21 −14 intel/doc/eth.rst
+4 −0 intel/doc/img/ftile_multirate_network_module_core .svg
+2 −2 intel/doc/img/ftile_network_module_core.svg
+70 −0 intel/src/comp/network_mod/comp/network_mod_core/doc/f-tile_multirate_ip.rst
+4 −1 intel/src/comp/network_mod/comp/network_mod_core/network_mod_core_ent.vhd
+1,076 −410 intel/src/comp/network_mod/comp/network_mod_core/network_mod_core_ftile.vhd
+2 −0 intel/src/comp/network_mod/network_mod.vhd
+3 −0 intel/src/comp/network_mod/network_mod_ent.vhd
+285 −0 intel/src/comp/network_mod/sw/ftile.py
+177 −0 intel/src/comp/network_mod/sw/profile_swap.py
+3 −1 intel/src/fpga_common.vhd
2 changes: 1 addition & 1 deletion ndk/ofm
Submodule ofm updated 12 files
+43 −29 comp/mfb_tools/flow/packet_delayer/mfb_packet_delayer.vhd
+48 −1 comp/mfb_tools/flow/timestamp_limiter/mfb_timestamp_limiter.vhd
+16 −0 comp/tsu/tsu_format_to_ns/Modules.tcl
+7 −0 comp/tsu/tsu_format_to_ns/readme.rst
+9 −0 comp/tsu/tsu_format_to_ns/sim/signals.fdo
+30 −0 comp/tsu/tsu_format_to_ns/sim/sim.fdo
+23 −0 comp/tsu/tsu_format_to_ns/sim/sim_sig.fdo
+212 −0 comp/tsu/tsu_format_to_ns/sim/testbench.vhd
+15 −0 comp/tsu/tsu_format_to_ns/synth/Makefile
+122 −0 comp/tsu/tsu_format_to_ns/tsu_format_to_ns.vhd
+10 −4 comp/tsu/tsu_gen/tsu_gen_ent.vhd
+2 −2 doc/source/logic.rst

0 comments on commit 6ad42c8

Please sign in to comment.