Skip to content

DuinOS/vgasim

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

40 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Controller

This repository contains a couple of Video Controllers.

The original Video Controller includes not only the low-level framer, but also a bus controller to read values from memory to then be displayed on the screen. This is the basis of a frame buffer approach to video. This capability is fully demonstrated via the Verilator based simulator.

There is now also an AXI-based Video Controller that can produce either VGA or HDMI signals. This controller is demonstrated via a slightly different simulator, including simulations for both VGA and HDMI.

Simulation

This repository also contains two basic video simulator components. The first, either VGASIM or HDMISIM takes video outputs from a Verilated design module and displays them on your screen as though it were the monitor the design was displaying to, and the second takes a piece of your screen and creates a VGA source signal with it. (There's no simulated HDMI source presently.)

All video modes are supported by simply creating the simulator object with the appropriate mode lines, although the memory initialization file for the outgoing demo is specifically formatted for a 1280x1024 screen. The simulator will then create a window of that size on any GTK enabled screen (i.e. Linux), displaying whatever image your design is producing.

The repository also contains a test pattern generator modeled roughly after a standard VGA pattern, although not quite the same. As mentioned above, there's also a frame buffered approach to drawing on the window centered around a wishbone enabled memory driver. This second capability will draw a more arbitrary image on the display.

References to VGA within this module could just as easily refer to any display. Be careful that you match the proper polarity of the sync pulses.

Building

There is a master Makefile in this directory. Hence, to build this project you should be able to just clone it, git clone https://github.com/ZipCPU/vgasim, run make in the main directory, and then run main_tb from within the bench/cpp directory.

The project depends upon having both Verilator and gtkmm-3.0 installed.

License

All of the source code in this repository is released under the GPLv3. If these conditions are not sufficient for your needs, other licenses terms may be purchased.

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 73.3%
  • C++ 21.9%
  • Makefile 4.0%
  • Other 0.8%