Merge pull request #69 from arturum1/master #166
ci.yml
on: push
verilator-baremetal
56s
uart16550
12s
iverilog-baremetal
1m 26s