Merge pull request #71 from arturum1/master #171
ci.yml
on: push
verilator-baremetal
1m 8s
uart16550
13s
iverilog-baremetal
1m 59s