Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add SPDX license headers; Refactor iob_soc; Remove unneeded original_name and name attributes; Fix append of lists from iob_system child cores. #956

Merged
merged 12 commits into from
Oct 8, 2024

Conversation

arturum1
Copy link
Contributor

@arturum1 arturum1 commented Oct 7, 2024

No description provided.

master.

New verilog parameters allow setting an ADDR_W smaller than the address range of each master.
This suppresses verilog warnings when widths do not match.
For example, iob_system allocates an address range of 30 bits for the memory. However, the memory bus only has `AXI_ADDR_W` bits (24 bits in simulation). New parameter sets output of that master interface to match `AXI_ADDR_W` bits, and ignores unused bits internally.
…he default values.

Refactor `iob_soc.py`;
Update py2hwsw.
…_snippets lists.

Update py2hwsw.
Add `basys3` board to iob-soc.
@arturum1 arturum1 changed the title Add SPDX license headers; Refactor iob_soc; Remove unneeded for original_name and name attributes; Fix append of lists from iob_system child cores. Add SPDX license headers; Refactor iob_soc; Remove unneeded original_name and name attributes; Fix append of lists from iob_system child cores. Oct 7, 2024
@jjts jjts merged commit 88d1b30 into IObundle:if_gen2 Oct 8, 2024
6 checks passed
agrevin added a commit to agrevin/iob-soc that referenced this pull request Oct 8, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants