Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Move lib modules to py2hwsw repo; Fix git clone of py2hwsw submodules; Add ci.yml test to check compliance with REUSE Specification. #958

Merged
merged 6 commits into from
Oct 9, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension


Conversations
Failed to load comments.
Loading
Jump to
The table of contents is too big for display.
Diff view
Diff view
  •  
  •  
  •  
22 changes: 11 additions & 11 deletions .github/workflows/ci.yml
Original file line number Diff line number Diff line change
Expand Up @@ -88,32 +88,32 @@ jobs:
- name: no init mem and ext mem
run: make fpga-run BOARD=aes_ku040_db_g INIT_MEM=0 USE_EXTMEM=1

lib:
doc:
runs-on: self-hosted
timeout-minutes: 20
timeout-minutes: 60
if: ${{ !cancelled() }}
needs: [ cyclonev ]

steps:
- uses: actions/checkout@v4
with:
submodules: 'recursive'
- name: Clean untracked files and directories (like old submodules)
run: git clean -ffdx
- name: run LIB test
run: nix-shell --run "make -C lib sim-test"
- name: doc test
run: make doc-test

doc:
reuse:
runs-on: self-hosted
timeout-minutes: 60
timeout-minutes: 3
if: ${{ !cancelled() }}
needs: [ cyclonev ]
needs: [ doc ]

steps:
- uses: actions/checkout@v4
with:
submodules: 'recursive'
- name: Clean untracked files and directories (like old submodules)
run: git clean -ffdx
- name: doc test
run: make doc-test
- name: Check compliance with REUSE specification
run: nix-shell --run "reuse lint"
3 changes: 0 additions & 3 deletions .gitmodules
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,3 @@
#
# SPDX-License-Identifier: MIT

[submodule "submodules/VEXRISCV"]
path = lib/hardware/iob_system/submodules/VEXRISCV
url = [email protected]:IObundle/iob-vexriscv.git
73 changes: 0 additions & 73 deletions lib/Makefile

This file was deleted.

65 changes: 0 additions & 65 deletions lib/README.md

This file was deleted.

65 changes: 0 additions & 65 deletions lib/hardware/altera/alt_iobuf/alt_iobuf.py

This file was deleted.

77 changes: 0 additions & 77 deletions lib/hardware/altera/altddio_in/altddio_in.py

This file was deleted.

Loading
Loading