Skip to content
View JacoboJin's full-sized avatar
🎯
Focusing
🎯
Focusing
4 followers · 7 following
  • Shanghai University
  • Shanghai
  • 02:36 (UTC +08:00)

Block or report JacoboJin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
JacoboJin/README.md
 

Hey! Nice to meet you here 👋

Welcome to my Github Page!

I'm Jayce, Digital IC designer from China, currently living in Shanghai.

  • 🔭 I’m currently working on lowpower and digital IC design.
  • 🌱 I’m currently learning low power tech and cpu architecture.
  • 😄 Hobbies: 📷Photography / 🎶Music / 🏸Badminton
  • 📫 How to reach me: [email protected]
  • --> to be continued.

Things I Code with

Verilog SystemVerilog Python C/C++ Matlab

Github Stats

Jacobo's GitHub stats

Pinned Loading

  1. RISCV-on-PYNQ-Z2 RISCV-on-PYNQ-Z2 Public

    This repo is to inplemente the riscv soc on the xilinx pynq-z2 board

    Verilog 10

  2. PANXI-RV32Core PANXI-RV32Core Public

    This is an experiment for lab's members, aiming to design an RV32 SoC. In the future, we will continuously add the desired functions to it.

    Verilog