Skip to content
View Khadija411's full-sized avatar
🎯
Focusing
🎯
Focusing
7 followers · 15 following

Block or report Khadija411

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Khadija411/README.md

Hi! My name is Khadija.

Computer Systems Engineering | Hardware Design Engineer

💻 Languages and Tools:

Visual Studio Code



🚀Other Stuff...


👩‍💻 I'm currently working on designing and verifying the RISCV based Processors and Soc, involved in projects related to my work for further enhancement and learning purposes.

🧠 My main motive for this year is to expand my literacy and willingly learn and contribute more to open source projects.

👯‍♀️ I'm looking to collaborate on more Open Source Projects which include development of RISCV and implementation.

🤔 I'm looking for help with UVM. Currently learning new skills according to development era which includes world of Metaverse and AI.

📫 Reach me via: [email protected]

😄 Fun facts: Eagerly willing to learn new things every minute.


⚡️ Github Stats Khadija's github stats
⚡️ Languages Used

Popular repositories Loading

  1. RV32I-Logisim RV32I-Logisim Public

    8

  2. RV32I RV32I Public

    RISC-V (RV32-I) is single cycle processor in system verilog

    SystemVerilog 1

  3. github-slideshow github-slideshow Public

    A robot powered training repository 🤖

    HTML

  4. sootty sootty Public

    Forked from Ben1152000/sootty

    A command-line tool for displaying vcd waveforms.

    Python

  5. x-ava-core x-ava-core Public

    Forked from AI-Vector-Accelerator/x-ava-core

    SystemVerilog

  6. serv serv Public

    Forked from olofk/serv

    SERV - The SErial RISC-V CPU

    Verilog