Skip to content
View Lefteris-B's full-sized avatar

Block or report Lefteris-B

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
Lefteris-B/README.md

Hi ๐Ÿ‘‹, I'm Eleftherios Batzolis

A passionate Digital\Embedded engineer from Greece

legteris-b

  • ๐Ÿ“ซ How to reach me @iamme

  • ๐Ÿ“„ Know about my experiences CV

Connect with me:

www.linkedin.com/in/ eleftherios-batzolis

Skills:

Digital design:

System Verilog Verilator Yosys Yosys UPF UVM UVM

Embedded:

STM32 NXP arm arduino arduino

Coding :

python bash c cplusplus docker git java jenkins

Machine Learning:

pytorch scikit_learn tensorflow opencv

etc :

linux matlab photoshop figma illustrator

lefteris-b

Pinned Loading

  1. Aurras Aurras Public

    SystemVerilog 1

  2. Ecko Ecko Public

    Verilog 1

  3. Risc-V-SoC-Using-LiteX Risc-V-SoC-Using-LiteX Public

    C 2 1

  4. SystemsGenesis_CSAW2023 SystemsGenesis_CSAW2023 Public

    Python 1

  5. Tester Tester Public

    Multi Component Tester

    C 1 1

  6. i_tree i_tree Public

    Verilog