Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

FALU: result box #129

Merged
merged 1 commit into from
May 6, 2024
Merged

FALU: result box #129

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 3 additions & 2 deletions src/main/scala/yunsuan/fpulite/FloatAdder.scala
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -156,9 +156,10 @@ class FloatAdder() extends Module {
val res_is_f32 = fp_format_reg === 2.U
val res_is_f64 = fp_format_reg === 3.U

val resultNeedBox = RegEnable(is_add || is_sub || is_min || is_max || is_fsgnj || is_fsgnjn || is_fsgnjx, fire)
val fp_f64_result = U_F64_Widen_0_result
val fp_f32_result = Cat(Fill(32, 1.U), U_F32_0_result)
val fp_f16_result = Cat(Fill(48, 1.U), U_F16_0_result)
val fp_f32_result = Cat(Fill(32, resultNeedBox), U_F32_0_result)
val fp_f16_result = Cat(Fill(48, resultNeedBox), U_F16_0_result)

io.fp_result := Mux1H(
Seq(
Expand Down
Loading