Skip to content

Release 1.3.6

Compare
Choose a tag to compare
@kristopk kristopk released this 26 Jan 00:15
· 91 commits to master since this release
fa4336c

Release 1.3.6 (See ERRATA for unsupported features)

  • Simulation model bug fix for transfer size of 64 bytes
  • Xilinx 2017.1 Patch AR70350 - fixes report_power hangs. Patch is automatically applied during setup scripts using MYVIVADO environment variable
  • Updated synthesis scripts with -sv option when calling read_verilog
  • Added documentation on us-gov-west-1 (GovCloud US)
  • Minor EDMA driver fixes and improvements