riscv: add single register access, add csr access with an offset, exp…

riscv: add single register access, add csr access with an offset, exp… #500