Skip to content

Commit

Permalink
build/vhd2v_converter: Make instance rename when multiple instance mo…
Browse files Browse the repository at this point in the history
…re robust.
  • Loading branch information
enjoy-digital committed Jun 12, 2024
1 parent 8d8dd11 commit eb3aca2
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion litex/build/vhd2v_converter.py
Original file line number Diff line number Diff line change
Expand Up @@ -142,7 +142,7 @@ def do_finalize(self):

# more than one instance of this core? rename top entity to avoid conflict
if inst_name != self._top_entity:
tools.replace_in_file(verilog_out, f"module {self._top_entity}(", f"module {inst_name}(")
tools.replace_in_file(verilog_out, f"module {self._top_entity}", f"module {inst_name}")
self._platform.add_source(verilog_out)

if self._add_instance:
Expand Down

0 comments on commit eb3aca2

Please sign in to comment.