Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

soc/cores/hyperbus: Full rewrite of HyperRAM core. #2053

Merged
merged 3 commits into from
Aug 30, 2024
Merged

Conversation

enjoy-digital
Copy link
Owner

Rewriting the HyperRAM core to improve its design and functionality. The old core grew complex over time without a clear structure. This new version offers:

  • IO registers on all signals for better performance.
  • Flexible clocking options.
  • Simplified architecture.
  • Easier to extend with new features.

This rewrite provides a base for future development.

Rewriting the HyperRAM core to improve its design and functionality. The
old core grew complex over time without a clear structure. This new version
offers:
- IO registers on all signals for better performance.
- Flexible clocking options.
- Simplified architecture.
- Easier to extend with new features.

This rewrite provides a base for future development.
@enjoy-digital enjoy-digital force-pushed the hyperram_new branch 2 times, most recently from 645ac22 to f283f7a Compare August 29, 2024 14:24
@enjoy-digital enjoy-digital merged commit 15cd556 into master Aug 30, 2024
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant