snippets: Add snippet to emulate the nRF54L05

Add a snippet to simulate the RAM and RRAM sizes of the nRF54L05 when building for the nRF54L15. Note that enabling FLPR is not supported when using this snippet. Signed-off-by: Carles Cufi <[email protected]>
nrfconnect · Oct 21, 2024 · c9c2a14 · c9c2a14
1 parent 532a68a
commit c9c2a14
Show file tree

Hide file tree

Showing 3 changed files with 88 additions and 0 deletions.
diff --git a/snippets/emulated-nrf54l05/README.rst b/snippets/emulated-nrf54l05/README.rst
@@ -0,0 +1,24 @@
+.. _emulated-nrf54l05:
+
+nRF54L05 snippet
+################
+
+.. contents::
+   :local:
+   :depth: 2
+
+Overview
+********
+
+Emulate the nRF54L05 on an nRF54L15.
+
+Supported SoCs and boards
+*************************
+
+.. warning:
+   This snippet is not compatible with the use of the FLPR core, since all
+   memory (both RAM and RRAM) is assigned to the application core.
+
+Currently, the only SoC and board supported for use with the snippet is:
+
+* :ref:`zephyr:nrf54l15dk_nrf54l15`
diff --git a/snippets/emulated-nrf54l05/boards/nrf54l15dk_nrf54l15_cpuapp.overlay b/snippets/emulated-nrf54l05/boards/nrf54l15dk_nrf54l15_cpuapp.overlay
@@ -0,0 +1,52 @@
+/*
+ * Copyright (c) 2024 Nordic Semiconductor
+ * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
+ */
+
+&cpuapp_sram {
+	reg = <0x20000000 DT_SIZE_K(96)>;
+	ranges = <0x0 0x20000000 DT_SIZE_K(96)>;
+};
+
+&cpuapp_rram {
+	reg = <0x0 DT_SIZE_K(500)>;
+};
+
+/delete-node/ &boot_partition;
+/delete-node/ &slot0_partition;
+/delete-node/ &slot0_ns_partition;
+/delete-node/ &slot1_partition;
+/delete-node/ &slot1_ns_partition;
+/delete-node/ &storage_partition;
+
+&cpuapp_rram {
+	partitions {
+		compatible = "fixed-partitions";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		boot_partition: partition@0 {
+			label = "mcuboot";
+			reg = <0x0 DT_SIZE_K(64)>;
+		};
+		slot0_partition: partition@10000 {
+			label = "image-0";
+			reg = <0x10000 DT_SIZE_K(100)>;
+		};
+		slot0_ns_partition: partition@29000 {
+			label = "image-0-nonsecure";
+			reg = <0x29000 DT_SIZE_K(100)>;
+		};
+		slot1_partition: partition@42000 {
+			label = "image-1";
+			reg = <0x42000 DT_SIZE_K(100)>;
+		};
+		slot1_ns_partition: partition@5b000 {
+			label = "image-1-nonsecure";
+			reg = <0x5b000 DT_SIZE_K(100)>;
+		};
+		storage_partition: partition@74000 {
+			label = "storage";
+			reg = <0x74000 DT_SIZE_K(36)>;
+		};
+	};
+};
diff --git a/snippets/emulated-nrf54l05/snippet.yml b/snippets/emulated-nrf54l05/snippet.yml
@@ -0,0 +1,12 @@
+#
+# Copyright (c) 2024 Nordic Semiconductor
+#
+# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
+#
+
+name: emulated-nrf54l05
+
+boards:
+  nrf54l15dk/nrf54l15/cpuapp:
+    append:
+      EXTRA_DTC_OVERLAY_FILE: boards/nrf54l15dk_nrf54l15_cpuapp.overlay