A synchronous 8-bit processor written in SystemVerilog that can perform the following operations:
- Load/store
- Arithmetic (add and subtract)
- Logical (AND, OR, NOT, XOR)
- Branch (unconditional and flag-based)
-
Notifications
You must be signed in to change notification settings - Fork 0
takatz28/RISCY-Processor
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Final project for the class "Digital Design with Verilog and SystemVerilog"
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published