Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix: RISC-V vs ENABLE_DEBUG=1 #1668

Merged
merged 2 commits into from
Nov 13, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 5 additions & 1 deletion src/target/jtag_devs.c
Original file line number Diff line number Diff line change
Expand Up @@ -348,13 +348,17 @@ const jtag_dev_descr_s dev_descr[] = {
.ir_value = 1U,
},
},
#ifdef ENABLE_DEBUG
#ifdef ENABLE_RISCV
{
.idcode = 0x0000563dU,
.idmask = 0x0fffffffU,
#ifdef ENABLE_DEBUG
.descr = "RISC-V debug v0.13.",
#endif
.handler = riscv_jtag_dtm_handler,
},
#endif
#ifdef ENABLE_DEBUG
{
.idcode = 0x000007a3U,
.idmask = 0x00000fffU,
Expand Down
2 changes: 2 additions & 0 deletions src/target/stm32f1.c
Original file line number Diff line number Diff line change
Expand Up @@ -182,6 +182,7 @@ bool gd32f1_probe(target_s *target)
return true;
}

#ifdef ENABLE_RISCV
/* Identify RISC-V GD32VF1 chips */
bool gd32vf1_probe(target_s *const target)
{
Expand Down Expand Up @@ -210,6 +211,7 @@ bool gd32vf1_probe(target_s *const target)

return true;
}
#endif

static bool at32f40_detect(target_s *target, const uint16_t part_id)
{
Expand Down