Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Support fabric pin physical location file #1620

Merged
merged 24 commits into from
Apr 12, 2024
Merged

Support fabric pin physical location file #1620

merged 24 commits into from
Apr 12, 2024

Conversation

tangxifan
Copy link
Collaborator

@tangxifan tangxifan commented Apr 11, 2024

Motivate of the pull request

Describe the technical details

What is currently done? (Provide issue link if applicable)

Currently, OpenFPGA has the following limitations:

See details in #1615

What does this pull request change?

This PR improves in the following aspects:

Which part of the code base require a change

  • VPR
  • Tileable routing architecture generator
  • OpenFPGA libraries
  • FPGA-Verilog
  • FPGA-Bitstream
  • FPGA-SDC
  • FPGA-SPICE
  • Flow scripts
  • Architecture library
  • Cell library
  • Documentation
  • Regression tests
  • Continous Integration (CI) scripts

Impact of the pull request

  • Require a change on Quality of Results (QoR)
  • Break back-compatibility. If so, please list who may be influenced.

@tangxifan tangxifan deleted the xt_plocf branch April 12, 2024 02:16
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Output preferred sides of pins for each block in an FPGA fabric w.r.t. architecture definition
1 participant