Skip to content

Releases: chipsalliance/python-fpga-interchange

v0.0.20

23 Sep 15:49
bd3d5d1
Compare
Choose a tag to compare

Turn off pseudoPIPs going through LUT6 bels in Xilinx 7-series

Macro Clusters

23 Sep 12:55
7a9d020
Compare
Choose a tag to compare

Add converting macros to clusters.

v0.0.7: Merge pull request #48 from litghost/add_lut_output_pin

01 Apr 22:25
28c32ec
Compare
Choose a tag to compare
Add LUT output pins to chipdb.

v0.0.6: Merge pull request #46 from litghost/set_default_parameters

29 Mar 17:27
b4331ef
Compare
Choose a tag to compare
Set default parameters on logical netlists from Yosys JSON.

v0.0.5: Merge pull request #43 from gatecat/nexus_device_stub

25 Mar 15:37
5f5330d
Compare
Choose a tag to compare
nexus: Add stub device_config.yaml